Engineering Data System in Semiconductor Industry

In the semiconductor industry, an Engineering Data System (EDS)—often referred to as an Engineering Data Analysis (EDA) system or Yield Management System (YMS)—is a comprehensive digital infrastructure used to aggregate, process, and analyze the massive volumes of data generated during the semiconductor manufacturing lifecycle [1.2, 2.4].

While the acronym “EDS” is also used for Electrical Die Sorting (a specific physical testing stage), the Engineering Data System refers to the software and database layer that enables engineers to perform root-cause analysis and optimize yield [1.3, 3.4].

Core Components of a Semiconductor EDS

Semiconductor manufacturing is one of the most data-intensive industries in the world, requiring the integration of disparate data types into a “single source of truth” [1.2, 2.4]:

  • FDC Data (Fault Detection and Classification): High-frequency sensor data (temperature, pressure, gas flow) collected directly from process tools like lithography and etching machines [1.1, 2.2].
  • Metrology Data: Physical measurements of the wafer, such as film thickness, critical dimensions (CD), and surface defect patterns [1.2, 3.3].
  • MES Data (Manufacturing Execution System): Contextual information including lot ID, equipment ID, operator, and timestamp [1.2, 2.4].
  • Test & Yield Data: Results from wafer-level electrical tests and final packaging tests, which are correlated back to upstream process data to find defects [2.1, 3.4].

Key Differences: EDS (System) vs. EDS (Sorting)

It is critical to distinguish between the analytical system and the physical process:

FeatureEngineering Data System (System)Electrical Die Sorting (Process)
NatureSoftware, database, and analytics platform [1.1].Physical manufacturing stage/operation [3.4].
FunctionAggregates data to find why chips are failing [2.1].Tests and categorizes individual dies as “good” or “bad” [3.1].
OutputCorrelation reports, trend charts, and yield models [4.2].“Binning” of chips and physical wafer maps [3.1].
TimingOperates continuously across all fab stages [2.4].Occurs specifically after wafer fabrication is complete [3.4].

Primary Use Cases in the Fab

  1. Yield Learning & Ramp: Accelerating the “learning curve” for new process nodes by identifying systematic defects early in the production cycle [4.3, 4.4].
  2. Root Cause Identification: Using advanced analytics to determine if a yield drop was caused by a specific machine, a human operator, or a subtle variation in chemical properties [1.1, 5.1].
  3. Predictive Maintenance: Analyzing sensor trends from production equipment to predict when a part (e.g., an electrostatic chuck) will fail before it ruins a batch of wafers [1.2].
  4. Virtual Metrology: Using mathematical models to predict wafer properties that are difficult to measure physically, reducing the need for time-consuming inspection steps [1.2].

References

  • [1.1] Using SDPC for Visual Exploratory Analysis of Semiconductor Production Line Sensor Data. PMC.
  • [1.2] Espadinha-Cruz, P., Godina, R., & Rodrigues, E. M. G. (2021). A Review of Data Mining Applications in Semiconductor Manufacturing. Processes, 9(2), 305. https://doi.org/10.3390/pr9020305
  • [2.1] Turney, P. D. (2002). Data Engineering for the Analysis of Semiconductor Manufacturing Data. arXiv. https://doi.org/10.48550/arxiv.cs/0212040
  • [3.1] Parrish, S. (2019). A Study of Defects in High Reliability Die Sort Applications. International Symposium on Microelectronics, 2019(1), 000463-000469. https://doi.org/10.4071/2380-4505-2019.1.000463
  • [3.4] Leachman, R. C., Kang, J., & Lin, V. (2002). SLIM: Short Cycle Time and Low Inventory in Manufacturing at Samsung Electronics. Interfaces, 32(1), 61-77. https://doi.org/10.1287/inte.32.1.61.15
  • [4.2] Lee, Y., & Roh, Y. (2023). An Expandable Yield Prediction Framework Using Explainable Artificial Intelligence for Semiconductor Manufacturing. Applied Sciences, 13(4), 2660. https://doi.org/10.3390/app13042660
  • [4.4] Yield Learning and the Sources of Profitability in Semiconductor Manufacturing and Process Development. IEEE Transactions on Semiconductor Manufacturing.

Gemini

Our Score
Click to rate this post!
[Total: 0 Average: 0]
Visited 10 times, 1 visit(s) today

Leave a Comment

Your email address will not be published. Required fields are marked *